2 beste Stellen als software verification engineer in winterthur, zh – aktuell auf Personalsuche

Senior RTL Design Engineer
Sequans —Zürich, ZH
- Doktorat
- Englisch
- Master
GNC Engineer
Destinus —Zürich, ZH
- 100%
- Hybrides Arbeiten
- Englisch
- Master
- C++
Direkt bewerben

Related jobs to explore

Based on your search for software verification engineer

GNC Engineer
Destinus —Zürich, ZH
Work cross-functionally with Systems Engineering, Simulation & Modelling, Flight Dynamics, Software, and Hardware teams to ensure GNC algorithm performance and…
Direkt bewerben
Senior Analysis Engineer (all genders)
Beyond Gravity —Flughafen Zürich, ZH
Builds and maintains relevant contact with external stakeholders. For questions regarding the position, please contact: Bastien Monnier | | bastien.monnier@…

Ich möchte aktuelle Job-E-Mails für Stellen als software verification engineer in winterthur, zh erhalten

Wenn Sie sich bei Ihrem Konto anmelden, stimmen Sie den Nutzungsbedingungen, den Richtlinien zur Verwendung von Cookies sowie der Datenschutzerklärung von SimplyHired zu.

Weitere Job-Standorte erkunden

software verification engineer jobs near winterthur, zh

Jobs als Engineer in Zürich, ZH

Jobs als Senior Design Engineer in Zürich, ZH

Jobs als Junior Software Engineer in Zürich, Zh

Jobs als Software Engineer in Lugano, Ti

Jobs als Media Design in Bern, Be

Jobs als Requirements Engineer in Zürich, Zh

Senior RTL Design Engineer

Sequans
Zürich, ZH

Jetzt bewerben

Details zur Stelle

Qualifikationen

Doktorat
5G
Git
Englisch
Master
Analysefähigkeit
Bachelor
SVN
Python
Debugging
4G/LTE

Vollständige Stellenbeschreibung

Within the VLSI team, your responsibilities will be to specify, design, implement and verify various digital blocks linked to Sequans’ next chipsets generation. You will work closely with our software, signal processing algorithms, architecture, integration and verification teams and you will be responsible for planning, tracking and reporting activities related to the implementation of your digital blocks.

RESPONSIBILITIES:

Design (RTL coding) of key digital building blocks.
Requirements analysis and micro architecture (uarch) definition.
Design optimization in the context of timing, power and area.
Contribute to top-level integration, testing and debugging.
Planning, Tracking and reporting of key activities.
Preparing documentation and technical reports.
Supporting verification and debugging.
Third party IPs evaluation.

EXPERIENCE AND SKILLS:

Degree (BSc/MSc/PhD) in computer science, electrical engineering or equivalent studies.
At least 5 years of working experience in ASIC and/or FPGA development.
Strong command of hardware description languages (SystemVerilog/Verilog/VHDL).
Background in optimization techniques for high throughput, low area, low power designs.
Experience in multiple clock domains architectures.
Experience in Front End activities (e.g Lint, CDC, RDC tools).
Familiarity with Unix environment and shell programming/scripting (C-Shell, Tcl, Python).
Experience in version control systems (Git, SVN).

BONUS SKILLS:

Knowledge of synthesis and static timing analysis tools.
Knowledge of Place and Route.
Experience in implementing digital signal processing blocks.
Experience in 3rd-Party IPs integration (NoC, RISC-V, memories, peripherals, etc).
Exposure to LTE-M/NB-IoT, 4G LTE Cat 1bis, 5G NR.

PROFILE:

Fast learning capabilities, highly motivated, self-starter, autonomous
Ability to work in a fast moving and multicultural environment
Team player, commitment & customer focus
Excellent written and oral communications skills, fluent English

Jetzt bewerben

Erweiterte Suche

software verification engineer Jobs in winterthur, zh

Senior RTL Design Engineer

GNC Engineer

Related jobs to explore

Ich möchte aktuelle Job-E-Mails für Stellen als software verification engineer in winterthur, zh erhalten

Weitere Job-Standorte erkunden

Tools für Jobsuchende

Arbeitgebertools

Durchsuchen

Bleiben Sie in Kontakt