20 beste Stellen als test automation engineer in zürich, zh – aktuell auf Personalsuche

Senior Layout Engineer
Synthara AG —Zürich, ZH
- Python
Software Engineer / IT Business analyst
Avaloq —Zürich, ZH
- 100%
- Hybrides Arbeiten
- Oracle
- Schreibfähigkeiten
- Englisch
- Ausbildung am Arbeitsplatz
Direkt bewerben
RT & Kernel Engineer (human)
Neura Robotics —Zürich, ZH
- 100%
- Analysefähigkeit
- C++
- SPS-Steuerung
Direkt bewerben
8 Tage
Senior Avaloq Engineer
National Westminster Bank PLC —Zürich, ZH
- CHF 80’600 - CHF 120’900 pro Jahr
- 100%
- Englisch
- Java
- AWS
14 Tage
Electronics Engineer
3Brain AG —Freienbach, SZ
- 100%
- Schemata
- Englisch
- Master
Direkt bewerben
3 Tage
GNC Engineer
Destinus —Zürich, ZH
- 100%
- Hybrides Arbeiten
- Englisch
- Master
- C++
Direkt bewerben
Senior Analytics Engineer - Customer Operations (f/m/d)
Digitec Galaxus AG —Zürich, ZH
- Teilzeit
- Datenanalyse
- Englisch
- SQL
Senior Software Engineer, Windows/Desktop Applications - Zurich, Switzerland
Speechify —Zürich, ZH
- Homeoffice
- Doktorat
- Windows
- C++
11 Tage
Mechanical Engineering Internship
Gravis Robotics —Zürich, ZH
- Englisch
- Produktion
- Praktikum
8 Tage
Senior Security Software Engineer, Linux Kernel Security - Nodes & Sensors
Anthropic —Zürich, ZH
- Bereitschaftsdienst
- C++
- Bachelor
- Linux
- Eltern-/Erziehungsurlaub
Senior Software Engineer, Embedded, Syntec
Google —Zürich, ZH
- 100%
- Informatik
- Doktorat
- Master
2 Tage
Senior Embedded Software Engineer
u-blox —Thalwil, ZH
- Informatik
- Schemata
- Englisch
Senior Custom Design Engineer
Synthara AG —Zürich, ZH
- Doktorat
- Master
- Python
Senior Software Engineer, Consensus
Anza —Zürich, ZH
- 100%
- Homeoffice
- Informatik
- C++
- Bachelor
Direkt bewerben
Lead Custom Design Engineer
Synthara AG —Zürich, ZH
- Doktorat
- Master
- Mentoring
OMS Lead Engineer
EPAM Systems, Inc. —Zürich, ZH
- Englisch
- Java
- AWS
- Eltern-/Erziehungsurlaub
- Pensionskasse
Smart Contract Engineer / Spell Crafting - Dewiz
deCircle —Zürich, ZH
- 100%
- Homeoffice
- Oracle
- Schreibfähigkeiten
- Bachelor
Direkt bewerben
Computer Vision Summer Intern
AVIAN —Dübendorf, ZH
- Teilzeit
- Englisch
- Master
- C++
Direkt bewerben
10 Tage
Application Operation Manager 100% (f/m/d)
Julius Baer —Zürich, ZH
- 100%
- Informatik
- Management-Erfahrung
- Analysefähigkeit
Technical Lead – Physical Design (RTL to GDSII)
Synthara AG —Zürich, ZH
- Python

Ich möchte aktuelle Job-E-Mails für Stellen als test automation engineer in zürich, zh erhalten

Wenn Sie sich bei Ihrem Konto anmelden, stimmen Sie den Nutzungsbedingungen, den Richtlinien zur Verwendung von Cookies sowie der Datenschutzerklärung von SimplyHired zu.

Weitere Job-Standorte erkunden

test automation engineer jobs near zürich, zh

Jobs als Engineer in Zürich, ZH

Jobs als Senior Engineer in Zürich, ZH

Jobs als Senior Design Engineer in Zürich, ZH

Jobs als Lead Engineer in Zürich, ZH

Jobs als Senior Software Engineer in Zürich, ZH

Jobs als IT Analyst in Zürich, ZH

Jobs als Lead Designer in Zürich, ZH

Jobs als Mergers Acquisitions Manager in Zürich, ZH

Jobs als Mechanical Engineer in Zürich, ZH

Jobs als Site Reliability Engineer in Zürich, Zh

Jobs als Prompt Engineer in Zürich, Zh

Jobs als Senior System Engineer in Zürich, Zh

Jobs als Senior Software Engineer in Basel, Bs

Jobs als Senior Software Engineer in Zug, Zg

Jobs als Senior Software Engineer in Bubikon, Zh

Jobs als Automation Engineer in Kanton Aargau

Jobs als Research Engineer in Zürich, Zh

Jobs als Process Engineer in Basel, Bs

Jobs als Senior Engineer in Basel, Bs

Jobs als Junior Software Engineer in Winterthur, Zh

Senior Layout Engineer

Synthara AG
Zürich, ZH

Jetzt bewerben

Details zur Stelle

Qualifikationen

Python

Vollständige Stellenbeschreibung

Role

Location: Zürich, Switzerland
Seniority: 5+ years (custom analog/SRAM/custom-digital layout)

Own transistor-level and block-level custom layout for mixed-signal, SRAM, and custom-digital IP that powers our compute-in-memory SRAM (ComputeRAM®). You will plan floorplans, implement device-level layouts with production-grade matching/guarding, close DRC/LVS/PEX on advanced nodes down to 4 nm and below, and collaborate tightly with custom-design, digital, and PD/STA teams to hit aggressive PPA, yield, and reliability targets. You will bridge classic analog techniques (common-centroid/interdigitation, shielding, isolation) with FinFET/FDSOI rules, multi-patterning/EUV constraints, and modern DFM practices.

What you’ll do

Plan & implement full-custom layouts for standard cells, custom datapaths, and SRAM periphery/arrays.
Drive and provide feedback to the design team to converge on the most power-aware design layout possible.
Interface & integrate: align with schematic owners on constraints; define pins/abstracts, LEF views, keep-outs, and tiling for memory-like macros; coordinate with MBIST/scan wrappers and test hooks.
Automate & document: maintain checklists, templates, and layout guidelines; script repetitive tasks (TCL, Python)

Outcomes (first 18 months)

Tape-in and silicon of one or more custom blocks or macros with clean DRC/LVS/PEX and correlated post-silicon parasitics (report + lessons-learned).

Requirements

5+ years in custom layout for analog/SRAM/custom-digital IP; strong ownership from floorplan to sign-off.
Demonstrated quality on sub-28 nm nodes; practical know-how for FinFET/FDSOI, multi-patterning/EUV constraints, coloring.
Solid analog layout techniques: common-centroid, interdigitation, current-mirror symmetry, matched routing, shielding/guard rings, substrate noise isolation.
Working grasp of timing/IR/EM implications of layout; ability to read extraction/timing reports and iterate with designers/PD/STA.
Clear communication, rigorous documentation, and a collaboration mindset across custom design, digital, and backend teams.

Nice to have

Experience with SRAM arrays/periphery, redundancy/repair hooks, MBIST/scan routing constraints.
TCL/Python for layout automation and report generation.
DFM/DFY exposure
ESD/latch-up design practice; EM/IR sign-off collaboration at the macro level.
Comfort producing LEF and working with integration/floorplanning teams on macro delivery.

Apply

Send your CV and a short note (2–3 paragraphs on a design you owned, your toughest bug & how you solved it, an intro on what you like to do and how you see yourself as an engineer)

Interview flow (indicative)

30-min intro with HR (role/context)

First Technical deep dive

Second Technical Deep Dive

(Optional) Third Technical Deep Dive

Systems/product conversation with management

Jetzt bewerben

Erweiterte Suche

test automation engineer Jobs in zürich, zh

Senior Layout Engineer

Software Engineer / IT Business analyst

RT & Kernel Engineer (human)

Senior Avaloq Engineer

Electronics Engineer

GNC Engineer

Senior Analytics Engineer - Customer Operations (f/m/d)

Senior Software Engineer, Windows/Desktop Applications - Zurich, Switzerland

Mechanical Engineering Internship

Senior Security Software Engineer, Linux Kernel Security - Nodes & Sensors

Senior Software Engineer, Embedded, Syntec

Senior Embedded Software Engineer

Senior Custom Design Engineer

Senior Software Engineer, Consensus

Lead Custom Design Engineer

OMS Lead Engineer

Smart Contract Engineer / Spell Crafting - Dewiz

Computer Vision Summer Intern

Application Operation Manager 100% (f/m/d)

Technical Lead – Physical Design (RTL to GDSII)

Ich möchte aktuelle Job-E-Mails für Stellen als test automation engineer in zürich, zh erhalten

Related Searches

Weitere Job-Standorte erkunden

Role

What you’ll do

Outcomes (first 18 months)

Requirements

Nice to have

Apply

Interview flow (indicative)

Tools für Jobsuchende

Arbeitgebertools

Durchsuchen

Bleiben Sie in Kontakt