3 beste Stellen als backend engineer (python) in mägenwil, ag – aktuell auf Personalsuche

Senior Layout Engineer
Synthara AG —Zürich, ZH
- Python
Technical Lead – Physical Design (RTL to GDSII)
Synthara AG —Zürich, ZH
- Python
Software Engineer II, AI Scheduling
Google —Zürich, ZH
- 100%
- Java
- Master
- C++
6 Std.

More jobs to discover

Find similar jobs that you might be interested in.

Technical Lead – Physical Design (RTL to GDSII)
Synthara AG —Zürich, ZH
The team you lead will be responsible for synthesis, floor planning, P&R, clock tree synthesis, multi-corner STA, design for testability, and ECOs to achieve…

Ich möchte aktuelle Job-E-Mails für Stellen als backend engineer (python) in mägenwil, ag erhalten

Wenn Sie sich bei Ihrem Konto anmelden, stimmen Sie den Nutzungsbedingungen, den Richtlinien zur Verwendung von Cookies sowie der Datenschutzerklärung von SimplyHired zu.

Weitere Job-Standorte erkunden

backend engineer (python) jobs near mägenwil, ag

Jobs als Senior Engineer in Zürich, ZH

Jobs als Senior Software Engineer in Zürich, ZH

Jobs als Senior Engineer in Bern, BE

Jobs als Field Service Engineer in Zürich, ZH

Jobs als Software Engineer in St. Gallen, SG

Jobs als Software Engineer in Luzern, LU

Jobs als Level Designer in Genf, GE

Jobs als Industrial Designer in Zürich, ZH

Jobs als Designer in Remote

Jobs als Senior Software Engineer in Liestal, BL

Jobs als It System Engineer in Liechtenstein

Jobs als Senior Software Engineer in Bubikon, ZH

Jobs als Senior Software Engineer in Basel, BS

Jobs als Robotics Software Engineer in Zürich, ZH

Jobs als Optical Engineer in Zürich, ZH

Senior Layout Engineer

Synthara AG
Zürich, ZH

Jetzt bewerben

Details zur Stelle

Qualifikationen

Python

Vollständige Stellenbeschreibung

Role

Location: Zürich, Switzerland
Seniority: 5+ years (custom analog/SRAM/custom-digital layout)

Own transistor-level and block-level custom layout for mixed-signal, SRAM, and custom-digital IP that powers our compute-in-memory SRAM (ComputeRAM®). You will plan floorplans, implement device-level layouts with production-grade matching/guarding, close DRC/LVS/PEX on advanced nodes down to 4 nm and below, and collaborate tightly with custom-design, digital, and PD/STA teams to hit aggressive PPA, yield, and reliability targets. You will bridge classic analog techniques (common-centroid/interdigitation, shielding, isolation) with FinFET/FDSOI rules, multi-patterning/EUV constraints, and modern DFM practices.

What you’ll do

Plan & implement full-custom layouts for standard cells, custom datapaths, and SRAM periphery/arrays.
Drive and provide feedback to the design team to converge on the most power-aware design layout possible.
Interface & integrate: align with schematic owners on constraints; define pins/abstracts, LEF views, keep-outs, and tiling for memory-like macros; coordinate with MBIST/scan wrappers and test hooks.
Automate & document: maintain checklists, templates, and layout guidelines; script repetitive tasks (TCL, Python)

Outcomes (first 18 months)

Tape-in and silicon of one or more custom blocks or macros with clean DRC/LVS/PEX and correlated post-silicon parasitics (report + lessons-learned).

Requirements

5+ years in custom layout for analog/SRAM/custom-digital IP; strong ownership from floorplan to sign-off.
Demonstrated quality on sub-28 nm nodes; practical know-how for FinFET/FDSOI, multi-patterning/EUV constraints, coloring.
Solid analog layout techniques: common-centroid, interdigitation, current-mirror symmetry, matched routing, shielding/guard rings, substrate noise isolation.
Working grasp of timing/IR/EM implications of layout; ability to read extraction/timing reports and iterate with designers/PD/STA.
Clear communication, rigorous documentation, and a collaboration mindset across custom design, digital, and backend teams.

Nice to have

Experience with SRAM arrays/periphery, redundancy/repair hooks, MBIST/scan routing constraints.
TCL/Python for layout automation and report generation.
DFM/DFY exposure
ESD/latch-up design practice; EM/IR sign-off collaboration at the macro level.
Comfort producing LEF and working with integration/floorplanning teams on macro delivery.

Apply

Send your CV and a short note (2–3 paragraphs on a design you owned, your toughest bug & how you solved it, an intro on what you like to do and how you see yourself as an engineer)

Interview flow (indicative)

30-min intro with HR (role/context)

First Technical deep dive

Second Technical Deep Dive

(Optional) Third Technical Deep Dive

Systems/product conversation with management

Jetzt bewerben

Erweiterte Suche

backend engineer (python) Jobs in mägenwil, ag

Senior Layout Engineer

Technical Lead – Physical Design (RTL to GDSII)

Software Engineer II, AI Scheduling

More jobs to discover

Ich möchte aktuelle Job-E-Mails für Stellen als backend engineer (python) in mägenwil, ag erhalten

Related Searches

Weitere Job-Standorte erkunden

Role

What you’ll do

Outcomes (first 18 months)

Requirements

Nice to have

Apply

Interview flow (indicative)

Tools für Jobsuchende

Arbeitgebertools

Durchsuchen

Bleiben Sie in Kontakt