11 beste Stellen als controller in muri ag – aktuell auf Personalsuche

Senior Digital Design and Verification Engineer
Synthara AG —Zürich, ZH
- Schreibfähigkeiten
- Python
Functional Safety Engineer
Gravis Robotics —Zürich, ZH
- 100%
- Englisch
- Analysefähigkeit
- SPS-Steuerung
22 Std.
Robot Platform Engineer (human)
Neura Robotics —Zürich, ZH
- 100%
- C++
Direkt bewerben
8 Tage
Locomotion & Whole-Body Control Engineer (human)
Neura Robotics —Zürich, ZH
- 100%
- Doktorat
- Master
- C++
Direkt bewerben
12 Tage
Robot Platform Engineer (Mensch)
Neura Robotics —Zürich, ZH
- 100%
- C++
Direkt bewerben
8 Tage
AI Research Engineer - Dexterous Manipulation (Egocentric Models)
Flexion Robotics —Zürich, ZH
- Doktorat
- Master
- Python
Direkt bewerben
Citrix NetScaler Engineer 100% (f/m/d)
Julius Baer —Zürich, ZH
- 100%
- Informatik
- Englisch
- Scripting
AI Engineer - Dexterous Manipulation
Flexion Robotics —Zürich, ZH
- 100%
- Doktorat
- Master
- Python
Direkt bewerben
System Engineer
Auterion —Zürich, ZH
- Master
- C++
- Bachelor
- Eltern-/Erziehungsurlaub
- Pensionskasse
Direkt bewerben
Controller (m/w/d) 60 - 80 %
DHL —Regensdorf, ZH
- Teilzeit
- Microsoft Excel
- Englisch
- Bachelor
- Eltern-/Erziehungsurlaub
1 Std.
Finance Controller 100%
Sandvik —Luzern, LU
- 100%
- Microsoft Excel
- Englisch
- Master
11 Std.

More jobs to discover

Find similar jobs that you might be interested in.

Functional Safety Engineer
Gravis Robotics —Zürich, ZH
Prepare and maintain the safety case and technical file, including all required evidence for. Mentor engineers on functional safety principles and best…
22 Std.
Technical Trainer Fire Safety Systems 80-100%
Siemens —Zug, ZG
Proven experience with fire detection or safety systems, coupled with a strong understanding of relevant regulations, standards, and system architectures (…

Ich möchte aktuelle Job-E-Mails für Stellen als controller in muri ag erhalten

Wenn Sie sich bei Ihrem Konto anmelden, stimmen Sie den Nutzungsbedingungen, den Richtlinien zur Verwendung von Cookies sowie der Datenschutzerklärung von SimplyHired zu.

Weitere Job-Standorte erkunden

controller jobs near muri ag

Jobs als Safety Engineer in Zürich, ZH

Jobs als Controls Engineer in Zürich, ZH

Jobs als System Engineer in Zürich, ZH

Jobs als Robotics Engineer in Zürich, ZH

Jobs als Research Engineer in Zürich, ZH

Jobs als Ingenieur in Zürich, ZH

Jobs als Safety Engineer in Luzern, Lu

Jobs als Gas Engineer in Zürich, Zh

Jobs als Junior Developer in Basel, Bl

Jobs als Ai Developer in Geneva, Ge

Jobs als Ai Developer in Genève, Ge

Jobs als Junior Financial Consultant in Zürich, Zh

Jobs als Financial Controller in Zürich, Zh

Jobs als Controller in Brugg, Ag

Jobs als Controller in Liestal, Bl

Jobs als Financial Controller in Horgen, Zh

Jobs als Manufacturing Engineer in Basel, Bs

Jobs als Process Engineer in Schaffhausen, Sh

Jobs als Controls Engineer in Genève, Ge

Jobs als Site Reliability Engineer in Zürich, Zh

Senior Digital Design and Verification Engineer

Synthara AG
Zürich, ZH

Jetzt bewerben

Details zur Stelle

Qualifikationen

Schreibfähigkeiten
ARM
Python

Vollständige Stellenbeschreibung

Role

Location: Zürich, Switzerland
Seniority: 6 years

Own the design and verification of part of our digital IP portfolio that wraps and integrates our compute-in-memory technology(ComputeRAM®): clean, synthesis-ready SystemVerilog RTL, plus UVM environments that reach coverage closure and de-risk silicon. You’ll specify and build register/bus interfaces, DMA, and control logic. Expect tight collaboration with custom design, backend, and software teams to hit PPA, coverage, and time-to-tapeout simultaneously.

What you’ll do

Implement RTL: memory-mapped control blocks, AXI/AHB/APB bridges, FIFOs/scoreboards, arbiters, DMA, and datapaths; write synthesis-friendly code with a clear reset/CDC strategy.
Extreme optimization for power, with a power-driven mindset and approach to design
Develop UVM testbenches (agents, sequencers, predictors, scoreboards); drive constrained-random + directed testing; close coverage (func/code/assertion).
GLS: run gate-level sims with SDF for critical paths; support FPGA prototypes for early HW/SW bring-up.
Documentation & specs: write IP/user guides, register maps, programming models; contribute reusable UVM components and regression infrastructure for the team.

Outcomes (first 18 months)

Tape-in of one or more IPs (or a subsystem) with coverage goals met (functional/code/assertion) and lint/CDC/RDC clean sign-off packages.
Demonstrated GLS/SDF pass on the IP’s top-risk paths and correlation to FPGA results; Achieve sign-off quality.
A reusable UVM kit (agents/sequences/scoreboards) and CI scripts that cut regression time and raise pass-rate stability across projects.

Requirements

5+ years in digital design or verification for ASIC; strong SystemVerilog RTL and basic understanding of UVM
Hands-on experience with either RISC-V or ARM architectures, either as a system-level integrator or as a designer.
Knowledge of synthesis basics and how RTL choices impact timing/power/area
Clear technical communication, ability to work with structured specs, and habit of turning one-off designs into reusable components.

Nice to have

Experience verifying memory-adjacent IP (SRAM controllers/periphery, MBIST/scan integration) and power-aware/UPF simulation flows.
AMBA (AXI/AHB/APB) protocols, clock/reset schemes, CDC handshakes, FIFOs, arbiters; comfortable writing SVAs.
GLS proficiency (SDF back-annotation), familiarity with FPGA bring-up and HW/SW test harnesses.
Python/Tcl for stimulus generation, log parsing, coverage triage
Background in AI/DSP accelerators or quantized dataflows (helpful context for CxR use-cases).

Apply

Send your CV and a short note (2–3 paragraphs on a design you owned, your toughest bug & how you solved it, an intro on what you like to do and how you see yourself as an engineer)

Interview flow (indicative)

30-min intro with HR (role/context)

First Technical deep dive

Second Technical Deep Dive

(Optional) Third Technical Deep Dive

Systems/product conversation with management

Jetzt bewerben

Erweiterte Suche

controller Jobs in muri ag

Senior Digital Design and Verification Engineer

Functional Safety Engineer

Robot Platform Engineer (human)

Locomotion & Whole-Body Control Engineer (human)

Robot Platform Engineer (Mensch)

AI Research Engineer - Dexterous Manipulation (Egocentric Models)

Citrix NetScaler Engineer 100% (f/m/d)

AI Engineer - Dexterous Manipulation

System Engineer

Controller (m/w/d) 60 - 80 %

Finance Controller 100%

More jobs to discover

Ich möchte aktuelle Job-E-Mails für Stellen als controller in muri ag erhalten

Related Searches

Weitere Job-Standorte erkunden

Role

What you’ll do

Outcomes (first 18 months)

Requirements

Nice to have

Apply

Interview flow (indicative)

Tools für Jobsuchende

Arbeitgebertools

Durchsuchen

Bleiben Sie in Kontakt