19 beste Stellen als python in dintikon ag – aktuell auf Personalsuche

Senior Digital Design and Verification Engineer
Synthara AG —Zürich, ZH
- Schreibfähigkeiten
- Python
Intermediate Security Engineer Logging SIEM Data Pipelines 100% (f/m/d)
Julius Baer —Zürich, ZH
- 100%
- Englisch
- SQL
- Bachelor
8 Std.
Ingenieur*in / Physiker*in
Paul Scherrer Institut PSI —Villigen PSI, AG
- Doktorat
- Master
- C++
Senior Lead - Data Engineer
On AG —Zürich, ZH
- SQL
- Erfahrung in der IT
- Führungserfahrung
Senior Security Engineer Logging SIEM Data Pipelines 100% (f/m/d)
Julius Baer —Zürich, ZH
- 100%
- Englisch
- SQL
- Bachelor
13 Tage
Lead Custom Design Engineer
Synthara AG —Zürich, ZH
- Doktorat
- Master
- Mentoring
Senior IT Controller 100% (f/m/d)
Julius Baer —Zürich, ZH
- 100%
- Microsoft Powerpoint
- Microsoft Excel
- Englisch
14 Tage
Senior Compiler Engineer
Synthara AG —Zürich, ZH
- C++
- Python
Technical Lead – Physical Design (RTL to GDSII)
Synthara AG —Zürich, ZH
- Python
(Senior) Applied AI & Data Engineer (m/w/d)
Migros-Genossenschafts-Bund —Zürich, ZH
- 100%
- Englisch
- SQL
- Python
Standard Custom Design Engineer
Synthara AG —Zürich, ZH
- Doktorat
- Master
- Python
Teamleiter Finishing (Schwerpunkt Auswuchten) (m/f/d, 80%-100%)
Accelleron —Baden, AG
- Englisch
- Führungserfahrung
- Python
Senior Custom Design Engineer
Synthara AG —Zürich, ZH
- Doktorat
- Master
- Python
Senior Data Engineer (w/m/d)
Migros-Genossenschafts-Bund —Zürich, ZH
- 100%
- Englisch
- SQL
- Scripting
Senior Java Engineer – HPC Cluster Development & Maintenance, 100% (f/m/d)
Julius Baer —Zürich, ZH
- 100%
- Englisch
- Java
- C++
(Senior) Data Engineer Beschaffung & Logistik (w/m/d)
Migros-Genossenschafts-Bund —Zürich, ZH
- 100%
- Englisch
- SQL
- Scripting
Senior Layout Engineer
Synthara AG —Zürich, ZH
- Python
Wireless Network Engineer (w/m/d)
Migros-Genossenschafts-Bund —Zürich, ZH
- 100%
- Englisch
- Python
Senior Cyber Defense Engineer (w/m/d)
Migros-Genossenschafts-Bund —Zürich, ZH
- 100%
- Englisch
- Python
3 Tage

Discover related jobs

Based on your search for python jobs.

Junior Java Engineer
ELCA Informatique SA —Zürich, ZH
Du arbeitest eng mit bereichsübergreifenden Teams zusammen , verstehst die fachlichen Anforderungen und lernst, technische Einschränkungen zu erkennen.
Senior Java/Spring Engineer – Cloud Applications (m/f/d)
mimacom —Zürich, ZH
Cloud integration: You collaborate with our teams to design, develop and deploy solutions in cloud environments (e.g. AWS or Azure), bringing in your…

Ich möchte aktuelle Job-E-Mails für Stellen als python in dintikon ag erhalten

Wenn Sie sich bei Ihrem Konto anmelden, stimmen Sie den Nutzungsbedingungen, den Richtlinien zur Verwendung von Cookies sowie der Datenschutzerklärung von SimplyHired zu.

Weitere Job-Standorte erkunden

python jobs near dintikon ag

Jobs als Senior Java Developer in Zürich, ZH

Jobs als Cyber Security Engineer in Zürich, ZH

Jobs als Senior Design Engineer in Zürich, ZH

Jobs als Senior Engineer in Zürich, ZH

Jobs als Senior Controller in Zürich, ZH

Jobs als Design Engineer in Zürich, ZH

Jobs als Lead Designer in Zürich, ZH

Jobs als Data Engineer in Zürich, ZH

Jobs als Security Engineer in Zürich, ZH

Jobs als Senior Lead Engineer in Zürich, ZH

Jobs als Net Developer in Genf, Ge

Jobs als Java Developer in Geneva, Ge

Jobs als Frontend Developer in Bern, Be

Jobs als Test Engineer Medical in Canton Of Zurich

Jobs als Cyber Security Engineer in Canton De Vaud

Jobs als Event Security in Zürich, Zh

Jobs als It System Engineer in Basel, Bs

Jobs als Ux Design in Zug, Zg

Jobs als Process Engineer in Zürich, Zh

Jobs als Senior Engineer in Visp, Vs

Senior Digital Design and Verification Engineer

Synthara AG
Zürich, ZH

Jetzt bewerben

Details zur Stelle

Qualifikationen

Schreibfähigkeiten
ARM
Python

Vollständige Stellenbeschreibung

Role

Location: Zürich, Switzerland
Seniority: 6 years

Own the design and verification of part of our digital IP portfolio that wraps and integrates our compute-in-memory technology(ComputeRAM®): clean, synthesis-ready SystemVerilog RTL, plus UVM environments that reach coverage closure and de-risk silicon. You’ll specify and build register/bus interfaces, DMA, and control logic. Expect tight collaboration with custom design, backend, and software teams to hit PPA, coverage, and time-to-tapeout simultaneously.

What you’ll do

Implement RTL: memory-mapped control blocks, AXI/AHB/APB bridges, FIFOs/scoreboards, arbiters, DMA, and datapaths; write synthesis-friendly code with a clear reset/CDC strategy.
Extreme optimization for power, with a power-driven mindset and approach to design
Develop UVM testbenches (agents, sequencers, predictors, scoreboards); drive constrained-random + directed testing; close coverage (func/code/assertion).
GLS: run gate-level sims with SDF for critical paths; support FPGA prototypes for early HW/SW bring-up.
Documentation & specs: write IP/user guides, register maps, programming models; contribute reusable UVM components and regression infrastructure for the team.

Outcomes (first 18 months)

Tape-in of one or more IPs (or a subsystem) with coverage goals met (functional/code/assertion) and lint/CDC/RDC clean sign-off packages.
Demonstrated GLS/SDF pass on the IP’s top-risk paths and correlation to FPGA results; Achieve sign-off quality.
A reusable UVM kit (agents/sequences/scoreboards) and CI scripts that cut regression time and raise pass-rate stability across projects.

Requirements

5+ years in digital design or verification for ASIC; strong SystemVerilog RTL and basic understanding of UVM
Hands-on experience with either RISC-V or ARM architectures, either as a system-level integrator or as a designer.
Knowledge of synthesis basics and how RTL choices impact timing/power/area
Clear technical communication, ability to work with structured specs, and habit of turning one-off designs into reusable components.

Nice to have

Experience verifying memory-adjacent IP (SRAM controllers/periphery, MBIST/scan integration) and power-aware/UPF simulation flows.
AMBA (AXI/AHB/APB) protocols, clock/reset schemes, CDC handshakes, FIFOs, arbiters; comfortable writing SVAs.
GLS proficiency (SDF back-annotation), familiarity with FPGA bring-up and HW/SW test harnesses.
Python/Tcl for stimulus generation, log parsing, coverage triage
Background in AI/DSP accelerators or quantized dataflows (helpful context for CxR use-cases).

Apply

Send your CV and a short note (2–3 paragraphs on a design you owned, your toughest bug & how you solved it, an intro on what you like to do and how you see yourself as an engineer)

Interview flow (indicative)

30-min intro with HR (role/context)

First Technical deep dive

Second Technical Deep Dive

(Optional) Third Technical Deep Dive

Systems/product conversation with management

Jetzt bewerben

Erweiterte Suche

python Jobs in dintikon ag

Senior Digital Design and Verification Engineer

Intermediate Security Engineer Logging SIEM Data Pipelines 100% (f/m/d)

Ingenieurin / Physikerin

Senior Lead - Data Engineer

Senior Security Engineer Logging SIEM Data Pipelines 100% (f/m/d)

Lead Custom Design Engineer

Senior IT Controller 100% (f/m/d)

Senior Compiler Engineer

Technical Lead – Physical Design (RTL to GDSII)

(Senior) Applied AI & Data Engineer (m/w/d)

Standard Custom Design Engineer

Teamleiter Finishing (Schwerpunkt Auswuchten) (m/f/d, 80%-100%)

Senior Custom Design Engineer

Senior Data Engineer (w/m/d)

Senior Java Engineer – HPC Cluster Development & Maintenance, 100% (f/m/d)

(Senior) Data Engineer Beschaffung & Logistik (w/m/d)

Senior Layout Engineer

Wireless Network Engineer (w/m/d)

Senior Cyber Defense Engineer (w/m/d)

Discover related jobs

Ich möchte aktuelle Job-E-Mails für Stellen als python in dintikon ag erhalten

Related Searches

Weitere Job-Standorte erkunden

Role

What you’ll do

Outcomes (first 18 months)

Requirements

Nice to have

Apply

Interview flow (indicative)

Tools für Jobsuchende

Arbeitgebertools

Durchsuchen

Bleiben Sie in Kontakt