20 beste Stellen als layout engineer in canton of zurich – aktuell auf Personalsuche

Senior Layout Engineer
Synthara AG —Zürich, ZH
- Python
Layout Engineer
Kanadevia Inova —Zürich, ZH
- 100%
- AutoCAD
- Englisch
- Microsoft Office
Direkt bewerben
Numerical Modeling Engineer
Proxima Fusion —Zürich, ZH
- 100%
- Doktorat
- Master
- C++
Lead Piping and Plant Layout Engineer (100%)
Climeworks —Zürich, ZH
- 100%
- Hybrides Arbeiten
- Management-Erfahrung
- Englisch
- Bachelor
- Eltern-/Erziehungsurlaub
Direkt bewerben
7 Tage
Standard Custom Design Engineer
Synthara AG —Zürich, ZH
- Doktorat
- Master
- Python
RF Hardware Engineer
Keysight Technologies, Inc. —Glattbrugg, ZH
- 100%
- Homeoffice
- Englisch
- Bachelor
- Kommunikationsfähigkeit
Design Engineer
Cradle —Zürich, ZH
- 100%
- Hybrides Arbeiten
- Kommunikationsfähigkeit
22 Std.
Instrumentation & Controls Engineer
Metafuels AG —Zürich, ZH
- Englisch
- SPS-Steuerung
Industrial Engineer for GIS Production 80 – 100% (f/m/d)
Hitachi —Zürich, ZH
- 100%
- Homeoffice
- Englisch
- Master
- Analysefähigkeit
2 Tage
RF Design Engineer
Destinus —Zürich, ZH
- 100%
- Hybrides Arbeiten
- Analysefähigkeit
- Kommunikationsfähigkeit
Direkt bewerben
RF Application Engineer
Sequans —Zürich, ZH
- Master
- Analysefähigkeit
- Bachelor
Senior Custom Design Engineer
Synthara AG —Zürich, ZH
- Doktorat
- Master
- Python
Lead Mechanical Engineer (100%)
Climeworks —Zürich, ZH
- 100%
- Hybrides Arbeiten
- Management-Erfahrung
- Englisch
- Bachelor
- Eltern-/Erziehungsurlaub
Direkt bewerben
Staff Power Electronics Engineer
Resonant Link Medical —Zürich, ZH
- 100%
- Laborerfahrung
- Analysefähigkeit
- Organisationstalent
- Bezahlte Feiertage
- Urlaub aus familiären Gründen
Direkt bewerben
Senior Mechanical Engineer - Equipment & Packages (Turbine)
Kanadevia Inova —Zürich, ZH
- 100%
- Hybrides Arbeiten
- Englisch
- Bachelor
- Kommunikationsfähigkeit
Direkt bewerben
Lead Custom Design Engineer
Synthara AG —Zürich, ZH
- Doktorat
- Master
- Mentoring
RF Design Engineer - IC
Destinus —Zürich, ZH
- 100%
- Hybrides Arbeiten
- Analysefähigkeit
- Kommunikationsfähigkeit
Direkt bewerben
Senior Hardware Engineer
u-blox —Thalwil, ZH
- CAD
- Laborerfahrung
- Englisch
Internship - DAT Industrialization
SR Technics —Zürich, ZH
- 100%
- Microsoft Word
- Microsoft Excel
- Microsoft Outlook
14 Tage
Technical Lead – Physical Design (RTL to GDSII)
Synthara AG —Zürich, ZH
- Python

Ich möchte aktuelle Job-E-Mails für Stellen als layout engineer in canton of zurich erhalten

Wenn Sie sich bei Ihrem Konto anmelden, stimmen Sie den Nutzungsbedingungen, den Richtlinien zur Verwendung von Cookies sowie der Datenschutzerklärung von SimplyHired zu.

Weitere Job-Standorte erkunden

layout engineer jobs near canton of zurich

Jobs als Mechanical Engineer in Zürich, ZH

Jobs als Rf Engineer in Zürich, ZH

Jobs als Senior Design Engineer in Zürich, ZH

Jobs als Engineer in Zürich, ZH

Jobs als Design Engineer in Zürich, ZH

Jobs als Senior Engineer in Zürich, ZH

Jobs als Industrial Engineer in Zürich, ZH

Jobs als Lead Designer in Zürich, ZH

Jobs als Modeling Engineer in Zürich, ZH

Jobs als Electronics Engineer in Zürich, ZH

Jobs als Mechanical Engineer in Kanton Genf

Jobs als Mechanical Engineer in Luzern, Lu

Jobs als Mechanical Engineer in Bern, Be

Jobs als Mechanical Engineer in Winterthur, Zh

Jobs als Ai Engineer in Zug, Zg

Jobs als Mechanical Engineer in Zug, Zg

Jobs als Prompt Engineer in Zürich, Zh

Jobs als Engineer in Kanton Basel Stadt

Jobs als Application Engineer in Zürich, Zh

Jobs als Plant Engineer in Albinen, Vs

Senior Layout Engineer

Synthara AG
Zürich, ZH

Jetzt bewerben

Details zur Stelle

Qualifikationen

Python

Vollständige Stellenbeschreibung

Role

Location: Zürich, Switzerland
Seniority: 5+ years (custom analog/SRAM/custom-digital layout)

Own transistor-level and block-level custom layout for mixed-signal, SRAM, and custom-digital IP that powers our compute-in-memory SRAM (ComputeRAM®). You will plan floorplans, implement device-level layouts with production-grade matching/guarding, close DRC/LVS/PEX on advanced nodes down to 4 nm and below, and collaborate tightly with custom-design, digital, and PD/STA teams to hit aggressive PPA, yield, and reliability targets. You will bridge classic analog techniques (common-centroid/interdigitation, shielding, isolation) with FinFET/FDSOI rules, multi-patterning/EUV constraints, and modern DFM practices.

What you’ll do

Plan & implement full-custom layouts for standard cells, custom datapaths, and SRAM periphery/arrays.
Drive and provide feedback to the design team to converge on the most power-aware design layout possible.
Interface & integrate: align with schematic owners on constraints; define pins/abstracts, LEF views, keep-outs, and tiling for memory-like macros; coordinate with MBIST/scan wrappers and test hooks.
Automate & document: maintain checklists, templates, and layout guidelines; script repetitive tasks (TCL, Python)

Outcomes (first 18 months)

Tape-in and silicon of one or more custom blocks or macros with clean DRC/LVS/PEX and correlated post-silicon parasitics (report + lessons-learned).

Requirements

5+ years in custom layout for analog/SRAM/custom-digital IP; strong ownership from floorplan to sign-off.
Demonstrated quality on sub-28 nm nodes; practical know-how for FinFET/FDSOI, multi-patterning/EUV constraints, coloring.
Solid analog layout techniques: common-centroid, interdigitation, current-mirror symmetry, matched routing, shielding/guard rings, substrate noise isolation.
Working grasp of timing/IR/EM implications of layout; ability to read extraction/timing reports and iterate with designers/PD/STA.
Clear communication, rigorous documentation, and a collaboration mindset across custom design, digital, and backend teams.

Nice to have

Experience with SRAM arrays/periphery, redundancy/repair hooks, MBIST/scan routing constraints.
TCL/Python for layout automation and report generation.
DFM/DFY exposure
ESD/latch-up design practice; EM/IR sign-off collaboration at the macro level.
Comfort producing LEF and working with integration/floorplanning teams on macro delivery.

Apply

Send your CV and a short note (2–3 paragraphs on a design you owned, your toughest bug & how you solved it, an intro on what you like to do and how you see yourself as an engineer)

Interview flow (indicative)

30-min intro with HR (role/context)

First Technical deep dive

Second Technical Deep Dive

(Optional) Third Technical Deep Dive

Systems/product conversation with management

Jetzt bewerben

Erweiterte Suche

layout engineer Jobs in canton of zurich

Senior Layout Engineer

Layout Engineer

Numerical Modeling Engineer

Lead Piping and Plant Layout Engineer (100%)

Standard Custom Design Engineer

RF Hardware Engineer

Design Engineer

Instrumentation & Controls Engineer

Industrial Engineer for GIS Production 80 – 100% (f/m/d)

RF Design Engineer

RF Application Engineer

Senior Custom Design Engineer

Lead Mechanical Engineer (100%)

Staff Power Electronics Engineer

Senior Mechanical Engineer - Equipment & Packages (Turbine)

Lead Custom Design Engineer

RF Design Engineer - IC

Senior Hardware Engineer

Internship - DAT Industrialization

Technical Lead – Physical Design (RTL to GDSII)

Ich möchte aktuelle Job-E-Mails für Stellen als layout engineer in canton of zurich erhalten

Related Searches

Weitere Job-Standorte erkunden

Role

What you’ll do

Outcomes (first 18 months)

Requirements

Nice to have

Apply

Interview flow (indicative)

Tools für Jobsuchende

Arbeitgebertools

Durchsuchen

Bleiben Sie in Kontakt